

Features

- High-performance, Low-power Atmel® AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions – Most Single-clock Cycle Execution
 - 32 × 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 16 Kbytes of In-System Self-programmable Flash program memory
 - 512 Bytes EEPROM
 - 1 Kbyte Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels in TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Operating Voltages
 - 2.7V - 5.5V for ATmega16L
 - 4.5V - 5.5V for ATmega16
- Speed Grades
 - 0 - 8 MHz for ATmega16L
 - 0 - 16 MHz for ATmega16
- Power Consumption @ 1 MHz, 3V, and 25°C for ATmega16L
 - Active: 1.1 mA
 - Idle Mode: 0.35 mA
 - Power-down Mode: < 1 µA



**8-bit AVR®
Microcontroller
with 16K Bytes
In-System
Programmable
Flash**

**ATmega16
ATmega16L**

Summary



Rev. 2466TS-AVR-07/10





Pin Configurations

Figure 1. Pinout ATmega16



Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.


ATmega16(L)

Overview

The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16 Kbytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 512 bytes EEPROM, 1 Kbyte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega16 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Pin Descriptions

| | |
|--------------------------|--|
| VCC | Digital supply voltage. |
| GND | Ground. |
| Port A (PA7..PA0) | Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running. |

ATmega16(L)

| | |
|--------------------------|---|
| Port B (PB7..PB0) | Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B also serves the functions of various special features of the ATmega16 as listed on page 58 . |
| Port C (PC7..PC0) | Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs. Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 61 . |
| Port D (PD7..PD0) | Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port D also serves the functions of various special features of the ATmega16 as listed on page 63 . |
| RESET | Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 38 . Shorter pulses are not guaranteed to generate a reset. |
| XTAL1 | Input to the inverting Oscillator amplifier and input to the internal clock operating circuit. |
| XTAL2 | Output from the inverting Oscillator amplifier. |
| AVCC | AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. |
| AREF | AREF is the analog reference pin for the A/D Converter. |



Resources

A comprehensive set of development tools, application notes and datasheets are available for download on <http://www.atmel.com/avr>.

Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

ATmega16(L)

Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|---|--------|--|--------|--------|---------|------------|--------|--------|--------|-----------------------|
| \$3F (\$5F) | SREG | I | T | H | S | V | N | Z | C | 9 |
| \$3E (\$5E) | SPH | - | - | - | - | - | SP10 | SP9 | SP8 | 12 |
| \$3D (\$5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | 12 |
| \$3C (\$5C) | OCR0 | Timer/Counter0 Output Compare Register | | | | | | | | |
| \$3B (\$5B) | GICR | INT1 | INT0 | INT2 | - | - | - | NSEL | I/CE | 48, 69 |
| \$3A (\$5A) | GIFR | INTF1 | INTF0 | INTF2 | - | - | - | - | - | 70 |
| \$39 (\$59) | TIMSK | OCIE2 | TOIE2 | TICIE1 | OCIE1A | OCIE1B | TOIE1 | OCIE0 | TOIE0 | 65, 115, 133 |
| \$38 (\$58) | TIFR | OCF2 | TOV2 | OCF1 | OCF1A | OCF1B | TOV1 | OCF0 | TOV0 | 66, 115, 133 |
| \$37 (\$57) | SPMCR | SPWIE | RWWWSB | - | RWWWSRE | BLBSET | PGWR | PGEBS | SPMEN | 250 |
| \$36 (\$56) | TWCR | TWNT | TWEA | TWSTA | TWSTO | TWMC | TWEN | - | TWE | 180 |
| \$35 (\$55) | MCUCR | SM2 | SE | SM1 | SM0 | ISC11 | ISC10 | ISC01 | ISC00 | 32, 68 |
| \$34 (\$54) | MCUCSR | JTD | ISC2 | - | JTRF | WCRF | BORF | EXTRF | PORF | 41, 69, 231 |
| \$33 (\$53) | TCOR0 | FOC0 | WGM00 | COM01 | COM00 | WGM01 | CS02 | CS01 | CS00 | 83 |
| \$32 (\$52) | TCNT0 | Timer/Counter0 (8 Bits) | | | | | | | | |
| \$31 ⁽¹⁾ (\$51) ⁽¹⁾ | OSCCAL | Oscillator Calibration Register | | | | | | | | |
| | ODDR | On-Chip Debug Register | | | | | | | | |
| \$30 (\$50) | SFIOR | ADTS2 | ADTS1 | ADTS0 | - | ACME | PUD | PSR2 | PSR10 | 57, 88, 134, 201, 221 |
| \$2F (\$4F) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | FOC1A | FOC1B | WGM11 | WGM10 | 110 |
| \$2E (\$4E) | TCCR1B | ICN1 | ICES1 | - | WGM13 | WGM12 | CS12 | CS11 | CS10 | 113 |
| \$2D (\$4D) | TCNT1H | Timer/Counter1 – Counter Register High Byte | | | | | | | | |
| \$2C (\$4C) | TCNT1L | Timer/Counter1 – Counter Register Low Byte | | | | | | | | |
| \$2B (\$4B) | CCR1AH | Timer/Counter1 – Output Compare Register A High Byte | | | | | | | | |
| \$2A (\$4A) | OCR1A | Timer/Counter1 – Output Compare Register A Low Byte | | | | | | | | |
| \$29 (\$49) | CCR1BH | Timer/Counter1 – Output Compare Register B High Byte | | | | | | | | |
| \$28 (\$48) | OCR1B | Timer/Counter1 – Output Compare Register B Low Byte | | | | | | | | |
| \$27 (\$47) | ICR1H | Timer/Counter1 – Input Capture Register High Byte | | | | | | | | |
| \$26 (\$46) | ICR1L | Timer/Counter1 – Input Capture Register Low Byte | | | | | | | | |
| \$25 (\$45) | TCOR2 | FOC2 | WGM20 | COM21 | COM20 | WGM21 | CS22 | CS21 | CS20 | 128 |
| \$24 (\$44) | TCNT2 | Timer/Counter2 (8 Bits) | | | | | | | | |
| \$23 (\$43) | OCR2 | Timer/Counter2 Output Compare Register | | | | | | | | |
| \$22 (\$42) | ASSR | - | - | - | - | A\$2 | TCN2UB | OCR2LB | TCR2UB | 131 |
| \$21 (\$41) | WDTCR | - | - | - | WDTOE | WDE | WDP2 | WDP1 | WDPO | 43 |
| | UBRRH | URSEL | - | - | - | UBRR[11:8] | | | | |
| \$20 ⁽²⁾ (\$40) ⁽²⁾ | UCSRC | URSEL | UMSEL | UPM1 | UPM0 | USES | UCS21 | UCSZ0 | UCPOL | 166 |
| \$1F (\$3F) | EEARH | - | - | - | - | - | - | - | EEAR3 | 19 |
| \$1E (\$3E) | EEARL | EEPROM Address Register Low Byte | | | | | | | | |
| \$1D (\$3D) | EEDR | EEPROM Data Register | | | | | | | | |
| \$1C (\$3C) | ECCR | - | - | - | - | EERIE | EEMWE | EEWE | EERE | 19 |
| \$1B (\$3B) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | 65 |
| \$1A (\$3A) | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DCA2 | DDA1 | DDA0 | 66 |
| \$19 (\$39) | PINA | PIN7 | PIN6 | PIN5 | PIN4 | PIN3 | PIN2 | PIN1 | PIN0 | 66 |
| \$18 (\$38) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 66 |
| \$17 (\$37) | DDRB | DBB7 | DBB6 | DBB5 | DBB4 | DBB3 | DCB2 | DBB1 | DCB0 | 66 |
| \$16 (\$36) | PINB | PIN7 | PIN6 | PIN5 | PIN4 | PIN3 | PIN2 | PIN1 | PIN0 | 66 |
| \$15 (\$35) | PORTC | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 57 |
| \$14 (\$34) | DDRC | DC7 | DC6 | DC5 | DC4 | DC3 | DC2 | DC1 | DC0 | 67 |
| \$13 (\$33) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 67 |
| \$12 (\$32) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 37 |
| \$11 (\$31) | DDR0 | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DCD2 | DDD1 | DCD0 | 67 |
| \$10 (\$30) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 67 |
| \$0F (\$2F) | SPDR | SPI Data Register | | | | | | | | |
| \$0E (\$2E) | SPSR | SPF | WCOL | - | - | - | - | - | SPIZX | 142 |
| \$0D (\$2D) | SPCR | SPF | SPE | DCRD | MSTR | CPOL | CPHA | SPR1 | SPR0 | 140 |
| \$0C (\$2C) | UDR | USART UC Data Register | | | | | | | | |
| \$0B (\$2B) | UCSRA | RXC | TXC | UDRE | FE | DOR | PE | U2X | MPCM1 | 164 |
| \$0A (\$2A) | UCSRB | RXCIE | TXCIE | UDRIE | RXEN | TXEN | UCS22 | RXB8 | TXB8 | 165 |
| \$09 (\$29) | UERRL | USART Baud Rate Register Low Byte | | | | | | | | |
| \$08 (\$28) | ACSR | ACC | ACSG | ACO | AC1 | ACIE | ACIC | ACIS1 | ACISO | 202 |
| \$07 (\$27) | ADMUX | REFS1 | REFS0 | ADLAR | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | 217 |
| \$06 (\$26) | ADCRA | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | 219 |
| \$05 (\$25) | ADCH | ADC Data Register High Byte | | | | | | | | |
| \$04 (\$24) | ADCL | ADC Data Register Low Byte | | | | | | | | |
| \$03 (\$23) | TWDR | Two-wire Serial Interface Data Register | | | | | | | | |
| \$02 (\$22) | TWAR | TWA5 | TWA5 | TWA4 | TWA3 | TWA2 | TWA1 | TWA0 | TWGCE | 182 |





| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|------|---|-------|-------|-------|-------|-------|-------|-------|------|
| \$01 (\$21) | TWSR | TWS7 | TWS6 | TWS5 | TWS4 | TWS3 | - | TWPS1 | TWPS0 | 181 |
| \$0C (\$30) | TWBR | Two-wire Serial Interface Bit Rate Register | | | | | | | | 180 |

- Notes:
1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

ATmega16(L)

Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|--|----------|--|------------------------------------|-----------|---------|
| ARITHMETIC AND LOGIC INSTRUCTIONS | | | | | |
| ADD | Rd, Rr | Add two Registers | Rd ← Rd + Rr | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | Rd ← Rd + Rr + C | Z,C,N,V,H | 1 |
| ADIW | Rd, K | Add Immediate to Word | Rdh,Rdl ← Rdh,Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | Rd ← Rd - Rr | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | Rd ← Rd - K | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | Rd ← Rd - Rr - C | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | Rd ← Rd - K - C | Z,C,N,V,H | 1 |
| SBNW | Rd, K | Subtract Immediate from Word | Rdh,Rdl ← Rdh,Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | Rd ← Rd & Rr | Z,N,V | 1 |
| ANCI | Rd, K | Logical AND Register and Constant | Rd ← Rd & K | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | Rd ← Rd Rr | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | Rd ← Rd K | Z,N,V,Y | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | Rd ← Rd ⊕ Rr | Z,N,V | 1 |
| COM | Rd | One's Complement | Rd ← ~FF - Rd | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | Rd ← \$00 - Rd | Z,C,N,V,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | Rd ← Rd K | Z,N,V | 1 |
| CBR | Rd,K | Clear Bit(s) in Register | Rd ← Rd & (~FF - K) | Z,N,V | 1 |
| INC | Rd | Increment | Rd ← Rd + 1 | Z,N,V | 1 |
| DEC | Rd | Decrement | Rd ← Rd - 1 | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | Rd ← Rd + Rd | Z,N,V | 1 |
| CLR | Rd | Clear Register | Rd ← Rd ⊕ Rd | Z,N,V | 1 |
| SER | Rd | Set Register | Rd ← \$FF | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | R1,RC ← Rd × Rr | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | R1,RC ← Rd × Rr | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | R1,RC ← Rd × Rr | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | R1,RC ← (Rd × Rr) << 1 | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | R1,RC ← (Rd × Rr) << 1 | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | R1,RC ← (Rd × Rr) << 1 | Z,C | 2 |
| BRANCH INSTRUCTIONS | | | | | |
| RJMP | k | Relative Jump | PC ← PC + k + 1 | None | 2 |
| IJMP | | Indirect Jump to Z | PC ← Z | None | 2 |
| JMP | k | Direct Jump | PC ← k | None | 3 |
| RCALL | k | Relative Subroutine Call | PC ← PC + k + 1 | None | 3 |
| ICALL | | Indirect Call to Z | PC ← Z | None | 3 |
| CALL | k | Direct Subroutine Call | PC ← k | None | 4 |
| RET | | Subroutine Return | PC ← STACK | None | 4 |
| RETI | | Interrupt Return | PC ← STACK | I | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | If (Rd = Rr) then PC ← PC + 2 or 3 | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd ← Rr | Z,N,V,C,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd ← Rr - C | Z,N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd ← K | Z,N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | If (Rr(b)=0) then PC ← PC + 2 or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register Set | If (Rr(b)=1) then PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | If (P(b)=0) then PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | If (P(b)=1) then PC ← PC + 2 or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | If (SREG(s)=1) then PC ← PC+k+1 | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | If (SREG(s)=0) then PC ← PC+k+1 | None | 1/2 |
| BREQ | k | Branch if Equal | If (Z=1) then PC ← PC + k + 1 | None | 1/2 |
| BRNE | k | Branch if Not Equal | If (Z=0) then PC ← PC + k + 1 | None | 1/2 |
| BRCS | k | Branch if Carry Set | If (C=1) then PC ← PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | If (C=0) then PC ← PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | If (C=0) then PC ← PC + k + 1 | None | 1/2 |
| BRLO | k | Branch if Lower | If (C=1) then PC ← PC + k + 1 | None | 1/2 |
| BRMI | k | Branch if Minus | If (N=1) then PC ← PC + k + 1 | None | 1/2 |
| BRPL | k | Branch if Plus | If (N=0) then PC ← PC + k + 1 | None | 1/2 |
| BRGE | k | Branch if Greater or Equal Signed | If (N ⊕ V=0) then PC ← PC + k + 1 | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | If (N ⊕ V=1) then PC ← PC + k + 1 | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | If (H=1) then PC ← PC + k + 1 | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | If (H=0) then PC ← PC + k + 1 | None | 1/2 |
| BRTS | k | Branch if T Flag Set | If (T=1) then PC ← PC + k + 1 | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | If (T=0) then PC ← PC + k + 1 | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | If (V=1) then PC ← PC + k + 1 | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | If (V=0) then PC ← PC + k + 1 | None | 1/2 |





| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|--------------------------------------|----------|----------------------------------|--------------------------------------|---------|---------|
| BRIE | k | Branch if Interrupt Enabled | if(I=1) then PC ← PC + k + 1 | None | 1/2 |
| BRD | k | Branch if Interrupt Disabled | if(I = 0) then PC ← PC + k + 1 | None | 1/2 |
| DATA TRANSFER INSTRUCTIONS | | | | | |
| MOV | Rd, Rr | Move Between Registers | Rd ← Rr | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | Rd+1:r ← Rr+1:r | None | 1 |
| LDI | Rd, K | Load Immediate | Rd ← K | None | 1 |
| LD | Rd, X | Load Indirect | Rd ← (X) | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-Inc. | Rd ← (X), X ← X + 1 | None | 2 |
| LD | Rd, -X | Load Indirect and Pre-Dec. | X ← X - 1, Rd ← (X) | None | 2 |
| LD | Rd, Y | Load Indirect | Rd ← (Y) | None | 2 |
| LD | Rd, Y+ | Load Indirect and Post-Inc. | Rd ← (Y), Y ← Y + 1 | None | 2 |
| LD | Rd, -Y | Load Indirect and Pre-Dec. | Y ← Y - 1, Rd ← (Y) | None | 2 |
| LDD | Rd, Y+q | Load Indirect with Displacement | Rd ← (Y + q) | None | 2 |
| LD | Rd, Z | Load Indirect | Rd ← (Z) | None | 2 |
| LD | Rd, Z+ | Load Indirect and Post-Inc. | Rd ← (Z), Z ← Z + 1 | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | Z ← Z - 1, Rd ← (Z) | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | Rd ← (Z + q) | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | Rd ← (k) | None | 2 |
| ST | X, Rr | Store Indirect | (X) ← Rr | None | 2 |
| ST | X+, Rr | Store Indirect and Post-Inc. | (X) ← Rr, X ← X + 1 | None | 2 |
| ST | -X, Rr | Store Indirect and Pre-Dec. | X ← X - 1, (X) ← Rr | None | 2 |
| ST | Y, Rr | Store Indirect | (Y) ← Rr | None | 2 |
| ST | Y+, Rr | Store Indirect and Post-Inc. | (Y) ← Rr, Y ← Y + 1 | None | 2 |
| ST | -Y, Rr | Store Indirect and Pre-Dec. | Y ← Y - 1, (Y) ← Rr | None | 2 |
| STD | Y+q, Rr | Store Indirect with Displacement | (Y + q) ← Rr | None | 2 |
| ST | Z, Rr | Store Indirect | (Z) ← Rr | None | 2 |
| ST | Z+, Rr | Store Indirect and Post-Inc. | (Z) ← Rr, Z ← Z + 1 | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | Z ← Z - 1, (Z) ← Rr | None | 2 |
| STD | Z+q, Rr | Store Indirect with Displacement | (Z + q) ← Rr | None | 2 |
| STS | X, Rr | Store Direct to SRAM | (X) ← Rr | None | 2 |
| LPM | | Load Program Memory | Rd ← (Z) | None | 3 |
| LPM | Rd, Z | Load Program Memory | Rd ← (Z) | None | 3 |
| LPM | Rd, Z+ | Load Program Memory and Post-Inc | Rd ← (Z), Z ← Z + 1 | None | 3 |
| SPM | | Store Program Memory | (Z) ← R1:RD | None | - |
| IN | Rd, P | In Port | Rd ← P | None | 1 |
| CUT | P, Rr | Out Port | P ← Rr | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK ← Rr | None | 2 |
| POP | Rd | Pop Register from Stack | Rd ← STACK | None | 2 |
| BIT AND BIT-TEST INSTRUCTIONS | | | | | |
| SBI | Pb | Set Bit in I/O Register | I/O(Pb) ← 1 | None | 2 |
| CBI | Pb | Clear Bit in I/O Register | I/O(Pb) ← 0 | None | 2 |
| LSL | Rd | Logical Shift Left | Rd(n+1) ← Rd(n), Rd(0) ← 0 | Z,C,N,V | 1 |
| LSR | Rd | Logical Shift Right | Rd(n) ← Rd(n-1), Rd(7) ← 0 | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | Rd(0)←C, Rd(n-1)←Rd(n), C←Rd(7) | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | Rd(7)←C, Rd(n)←Rd(n-1), C←Rd(0) | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | Rd(n) ← Rd(n-1), n<6 | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | Rd(3..0)←Rd(7..4), Rd(7..4)←Rd(3..0) | None | 1 |
| BSET | s | Flag Set | SREG(s) ← 1 | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) ← 0 | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to T | T ← Rr(b) | T | 1 |
| BLD | Rd, b | Bit load from T to Register | Rd(b) ← T | None | 1 |
| SEC | | Set Carry | C ← 1 | C | 1 |
| CLC | | Clear Carry | C ← 0 | C | 1 |
| SEN | | Set Negative Flag | N ← 1 | N | 1 |
| CLN | | Clear Negative Flag | N ← 0 | N | 1 |
| SEZ | | Set Zero Flag | Z ← 1 | Z | 1 |
| CLZ | | Clear Zero Flag | Z ← 0 | Z | 1 |
| SEI | | Global Interrupt Enable | I ← 1 | I | 1 |
| CLI | | Global Interrupt Disable | I ← 0 | I | 1 |
| SES | | Set Signed Test Flag | S ← 1 | S | 1 |
| CLS | | Clear Signed Test Flag | S ← 0 | S | 1 |
| SEV | | Set Two's Complement Overflow | V ← 1 | V | 1 |
| CLV | | Clear Two's Complement Overflow | V ← 0 | V | 1 |
| SET | | Set T in SREG | T ← 1 | T | 1 |
| CLT | | Clear T in SREG | T ← 0 | T | 1 |
| SEH | | Set Half Carry Flag in SREG | H ← 1 | H | 1 |

ATmega16(L)

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|--------------------------|----------|-------------------------------|---|-------|---------|
| CLH | | Clear Half Carry Flag in SREG | H ← 0 | H | 1 |
| MCU CONTROL INSTRUCTIONS | | | | | |
| NOP | | No Operation | | None | 1 |
| SLEEP | | Sleep | (see specific descr for Sleep function) | None | 1 |
| WDR | | Watchdog Reset | (see specific descr for WDR timer) | None | 1 |
| BREAK | | Break | For On-Chip Debug Only | None | N/A |



Ordering Information

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
|-------------|--------------|--|---------------------|-------------------------------|
| 8 | 2.7V - 5.5V | ATmega16L-8AU ⁽¹⁾ ATmega16L-8PU ⁽¹⁾ ATmega16L-8MU ⁽¹⁾ | 44A 40P6 44M1 | Industrial (-40°C to 85°C) |
| 16 | 4.5V - 5.5V | ATmega16-16AU ⁽¹⁾ ATmega16-16PU ⁽¹⁾ ATmega16-16MU ⁽¹⁾ | 44A 40P6 44M1 | Industrial (-40°C to 85°C) |


Note: 1. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

| Package Type | |
|--------------|---|
| 44A | 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) |
| 40P6 | 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP) |
| 44M1 | 44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

ATmega16(L)


Packaging Information

44A






40P6



ATmega16(L)

44M1




9/26/08

| Package Drawing Contact:  packagedrawings@atmel.com | TITLE 44M1, 44-pad, 7x7 x 1.0 mm Body, Lead Pitch 0.50 mm, 5.20 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN) | GPC ZWS | DRAWING NO. 44M1 | REV. H |
|---|---|------------|---------------------|-----------|
|---|---|------------|---------------------|-----------|

2466TS-AVR-07/10



15



Each DHT11 element is strictly calibrated in the laboratory that is extremely accurate on humidity calibration. The calibration coefficients are stored as programmes in the OTP memory, which are used by the sensor's internal signal detecting process. The single-wire serial interface makes system integration quick and easy. Its small size, low power consumption and up-to-20 meter signal transmission making it the best choice for various applications, including those most demanding ones. The component is 4-pin single row pin package. It is convenient to connect and special packages can be provided according to users' request.

2. Technical Specifications:

Overview:

| Item | Measurement Range | Humidity Accuracy | Temperature Accuracy | Resolution | Package |
|-------|---------------------|-------------------|----------------------|------------|------------------|
| DHT11 | 20-90%RH 0-50 °C | ±5%RH | ±2°C | 1 | 4 Pin Single Row |

Detailed Specifications:

| Parameters | Conditions | Minimum | Typical | Maximum |
|-------------------------|-------------------------|---------|------------|---------|
| Humidity | | | | |
| Resolution | | 1%RH | 1%RH | 1%RH |
| | | | 8 Bit | |
| Repeatability | | | ±1%RH | |
| Accuracy | 25°C | | ±4%RH | |
| | 0-50°C | | | ±5%RH |
| Interchangeability | Fully Interchangeable | | | |
| Measurement Range | 0°C | 30%RH | | 90%RH |
| | 25°C | 20%RH | | 90%RH |
| | 50°C | 20%RH | | 80%RH |
| Response Time (Seconds) | 1/e(63%) 25°C, 1m/s Air | 6 S | 10 S | 15 S |
| Hysteresis | | | ±1%RH | |
| Long-Term Stability | Typical | | ±1%RH/year | |
| Temperature | | | | |
| Resolution | | 1°C | 1°C | 1°C |
| | | 8 Bit | 8 Bit | 8 Bit |
| Repeatability | | | ±1°C | |
| Accuracy | | ±1°C | | ±2°C |
| Measurement Range | | 0°C | | 50°C |
| Response Time (Seconds) | 1/e(63%) | 6 S | | 30 S |

3. Typical Application (Figure 1)




Figure 1 Typical Application

Note: 3Pin – Null; MCU = Micro-computer Unite or single chip Computer

When the connecting cable is shorter than 20 metres, a 5K pull-up resistor is recommended; when the connecting cable is longer than 20 metres, choose a appropriate pull-up resistor as needed.

4. Power and Pin

DHT11's power supply is 3-5.5V DC. When power is supplied to the sensor, do not send any instruction to the sensor in within one second in order to pass the unstable status. One capacitor valued 100nF can be added between VDD and GND for power filtering.

5. Communication Process: Serial Interface (Single-Wire Two-Way)

Single-bus data format is used for communication and synchronization between MCU and DHT11 sensor. One communication process is about 4ms.

Data consists of decimal and integral parts. A complete data transmission is **40bit**, and the sensor sends **higher data bit** first.

Data format: 8bit integral RH data + 8bit decimal RH data + 8bit integral T data + 8bit decimal T data + 8bit check sum. If the data transmission is right, the check-sum should be the last 8bit of "8bit integral RH data + 8bit decimal RH data + 8bit integral T data + 8bit decimal T data".

5.1 Overall Communication Process (Figure 2, below)

When MCU sends a start signal, DHT11 changes from the low-power-consumption mode to the running-mode, waiting for MCU completing the start signal. Once it is completed, DHT11 sends a response signal of 40-bit data that include the relative humidity and temperature information to MCU. Users can choose to collect (read) some data. Without the start signal from MCU, DHT11 will not give the response signal to MCU. Once data is collected, DHT11 will change to the low-power-consumption mode until it receives a start signal from MCU again.




Figure 2 Overall Communication Process

5.2 MCU Sends out Start Signal to DHT (Figure 3, below)

Data Single-bus free status is at high voltage level. When the communication between MCU and DHT11 begins, the programme of MCU will set Data Single-bus voltage level from high to low and this process must take at least 18ms to ensure DHT's detection of MCU's signal, then MCU will pull up voltage and wait 20-40us for DHT's response.




Figure 3 MCU Sends out Start Signal & DHT Responses

5.3 DHT Responses to MCU (Figure 3, above)

Once DHT detects the start signal, it will send out a low-voltage-level response signal, which lasts 80us. Then the programme of DHT sets Data Single-bus voltage level from low to high and keeps it for 80us for DHT's preparation for sending data.

When DATA Single-Bus is at the low voltage level, this means that DHT is sending the response signal. Once DHT sent out the response signal, it pulls up voltage and keeps it for 80us and prepares for data transmission.

When DHT is sending data to MCU, every bit of data begins with the 50us low-voltage-level and the length of the following high-voltage-level signal determines whether data bit is "0" or "1" (see Figures 4 and 5 below).




Figure 4 Data "0" Indication




Figure 5 Data "1" Indication

If the response signal from DHT is always at high-voltage-level, it suggests that DHT is not responding properly and please check the connection. When the last bit data is transmitted, DHT11 pulls down the voltage level and keeps it for 50us. Then the Single-Bus voltage will be pulled up by the resistor to set it back to the free status.

6. Electrical Characteristics

VDD=5V, T = 25°C (unless otherwise stated)

| | Conditions | Minimum | Typical | Maximum |
|-----------------|------------|---------|---------|---------|
| Power Supply | DC | 3V | 5V | 5.5V |
| Current Supply | Measuring | 0.5mA | | 2.5mA |
| | Average | 0.2mA | | 1mA |
| | Standby | 100uA | | 150uA |
| Sampling period | Second | 1 | | |

Note: Sampling period at intervals should be no less than 1 second.

7. Attentions of application

(1) Operating conditions

Applying the DHT11 sensor beyond its working range stated in this datasheet can result in 3%RH signal shift/discrepancy. The DHT11 sensor can recover to the calibrated status gradually when it gets back to the normal operating condition and works within its range. Please refer to (3) of

this section to accelerate its recovery. Please be aware that operating the DHT11 sensor in the non-normal working conditions will accelerate sensor's aging process.

(2) Attention to chemical materials

Vapor from chemical materials may interfere with DHT's sensitive-elements and debase its sensitivity. A high degree of chemical contamination can permanently damage the sensor.

(3) Restoration process when (1) & (2) happen

Step one: Keep the DHT sensor at the condition of Temperature 50~60Celsius, humidity <10%RH for 2 hours;

Step two: Keep the DHT sensor at the condition of Temperature 20~30Celsius, humidity >70%RH for 5 hours.

(4) Temperature Affect

Relative humidity largely depends on temperature. Although temperature compensation technology is used to ensure accurate measurement of RH, it is still strongly advised to keep the humidity and temperature sensors working under the same temperature. DHT11 should be mounted at the place as far as possible from parts that may generate heat.

(5) Light Affect

Long time exposure to strong sunlight and ultraviolet may debase DHT's performance.

(6) Connection wires

The quality of connection wires will affect the quality and distance of communication and high quality shielding-wire is recommended.

(7) Other attentions

* Welding temperature should be below 260Celsius and contact should take less than 10 seconds.

* Avoid using the sensor under dew condition.

* Do not use this product in safety or emergency stop devices or any other occasion that failure of DHT11 may cause personal injury.

* Storage: Keep the sensor at temperature 10~40°C, humidity <60%RH.

Disclaimer

This is a translated version of the manufacturer's data sheet. OSEPP is not responsible for the accuracy of the translated information.


Lampiran A3



LCD-016M002B

Vishay

16 x 2 Character LCD



FEATURES

- 5 x 8 dots with cursor
- Built-in controller (KS 0066 or Equivalent)
- + 5V power supply (Also available for + 3V)
- 1/16 duty cycle
- B/L to be driven by pin 1, pin 2 or pin 15, pin 16 or A.K (LED)
- N.V. optional for + 3V power supply

| MECHANICAL DATA | | |
|------------------|----------------|------|
| ITEM | STANDARD VALUE | UNIT |
| Module Dimension | 80.0 x 36.0 | mm |
| Viewing Area | 66.0 x 16.0 | mm |
| Dot Size | 0.56 x 0.66 | mm |
| Character Size | 2.96 x 5.56 | mm |

| ABSOLUTE MAXIMUM RATING | | | | | |
|-------------------------|---------|----------------|------|------|------|
| ITEM | SYMBOL | STANDARD VALUE | | | UNIT |
| | | MIN. | TYP. | MAX. | |
| Power Supply | VDD-VSS | - 0.3 | - | 7.0 | V |
| Input Voltage | VI | - 0.3 | - | VDD | V |

NOTE: VSS = 0 Volt, VDD = 5.0 Volt

| ELECTRICAL SPECIFICATIONS | | | | | | |
|--|----------|--------------------|----------------|------|------|------|
| ITEM | SYMBOL | CONDITION | STANDARD VALUE | | | UNIT |
| | | | MIN. | TYP. | MAX. | |
| Input Voltage | VDD | VDD = + 5V | 4.7 | 5.0 | 5.3 | V |
| | | VDD = + 3V | 2.7 | 3.0 | 5.3 | |
| Supply Current | IDD | VDD = 5V | — | 1.2 | 3.0 | mA |
| | | - 20 °C | — | — | — | |
| Recommended LC Driving Voltage for Normal Temp. Version Module | VDD - V0 | 0°C | 4.2 | 4.8 | 5.1 | V |
| | | 25°C | 3.8 | 4.2 | 4.6 | |
| | | 50°C | 3.6 | 4.0 | 4.4 | |
| | | 70°C | — | — | — | |
| | | 25°C | — | 4.2 | 4.6 | |
| LED Forward Voltage | VF | 25°C | — | 4.2 | 4.6 | V |
| | | | — | 130 | 260 | |
| LED Forward Current | IF | 25°C Array | — | 20 | 40 | mA |
| | | | — | — | — | |
| EL Power Supply Current | IEL | Vel = 110VAC:400Hz | — | — | 5.0 | mA |

| DISPLAY CHARACTER ADDRESS CODE: | | | | | | | | | | | | | | | | |
|---------------------------------|----|----|---|---|---|---|---|---|---|----|----|----|----|----|----|----|
| Display Position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| DD RAM Address | 00 | 01 | | | | | | | | | | | | | | 0F |
| DD RAM Address | 40 | 41 | | | | | | | | | | | | | | 4F |

LCD-016M002B


Vishay

16 x 2 Character LCD



| PIN NUMBER | SYMBOL | FUNCTION |
|------------|--------|--|
| 1 | Vss | GND |
| 2 | Vdd | + 3V or + 5V |
| 3 | Vo | Contrast Adjustment |
| 4 | RS | H/L Register Select Signal |
| 5 | R/W | H/L Read/Write Signal |
| 6 | E | H → L Enable Signal |
| 7 | DB0 | H/L Data Bus Line |
| 8 | DB1 | H/L Data Bus Line |
| 9 | DB2 | H/L Data Bus Line |
| 10 | DB3 | H/L Data Bus Line |
| 11 | DB4 | H/L Data Bus Line |
| 12 | DB5 | H/L Data Bus Line |
| 13 | DB6 | H/L Data Bus Line |
| 14 | DB7 | H/L Data Bus Line |
| 15 | A/Vee | + 4.2V for LED/Negative Voltage Output |
| 16 | K | Power Supply for B/L (OV) |

DIMENSIONS in millimeters



Lampiran B1

```
#include <mega16.h>
#include <stdlib.h>
#include <delay.h>
#include <stdio.h>

// Alphanumeric LCD Module functions
#include <alcd.h>

#define ADC_VREF_TYPE 0x00

// Read the AD conversion result
unsigned int read_adc(unsigned char adc_input)
{
    ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
    // Delay needed for the stabilization of the ADC input voltage
    delay_us(10);
    // Start the AD conversion
    ADCSRA|=0x40;
    // Wait for the AD conversion to complete
    while ((ADCSRA & 0x10)==0);
    ADCSRA|=0x10;
    return ADCW;
}

// Declare your global variables here
unsigned int udara;
float suhu,lembab;
```

```

unsigned char tampil[16];

void baca_udara(void)
{
    lcd_clear();
    udara= read_adc(0);
    suhu=(float)udara*500/1024;
    lembab=(float)udara*500/450;//(udara*0.0405)-(udara*udara*0.0000028)-4);

    lcd_gotoxy(0,0) ;
    lcd_putsf("S U H U = ");

    ftoa(suhu,0,tampil);//float to array, mengubah tipedata float ke tipe data array yg akan ditampilkan di LCD

    lcd_gotoxy(10,0) ;
    lcd_puts(tampil);

    lcd_gotoxy(14,0) ;
    lcd_putchar(0xdf);//menampilkan karakter derajat
    lcd_putsf("C");
    delay_ms(100);

    lcd_gotoxy(0,1) ;
    lcd_putsf("LEMBAB = ");

    ftoa(lembab,0,tampil);//float to array, mengubah tipedata float ke tipe data array yg akan ditampilkan di LCD

    lcd_gotoxy(8,1) ;
    lcd_puts(tampil);
}

```

```

lcd_gotoxy(13,1) ;
lcd_putsf("%");
delay_ms(100);
}

void hidup(void)
{
PORTB.0=1;
}

void mati(void)
{
PORTB.0=0;
}

void main(void)
{
PORTA=0x00;
DDRA=0x00;
PORTB=0xFF;
DDRB=0xFF;
PORTC=0x00;
DDRC=0x00;


ACSR=0x80;
SFIOR=0x00;

ADMUX=ADC_VREF_TYPE & 0xff;
ADCSRA=0x87;
lcd_init(16);


while (1)

```

```
{  
baca_udara();  
  
if(lembab>50 || lembab<70)  
{  
mati();  
}  
else if(lembab<50 || lembab>70)  
{  
hidup();  
}  
  
}  
}
```



Lampiran D1



Lampiran E1

| No. | Komponen | Jumlah | Harga Satuan | Harga |
|------------|---------------------------------|---------------|---------------------|----------------|
| 1. | ATMega 16 + Socet IC | 1 | 100.000 | 100.000 |
| 2. | Trafo 1A Ø | 1 | 35.000 | 35.000 |
| 3. | Sensor DHT11 | 1 | 25.000 | 25.000 |
| 4. | Relay 5 V | 1 | 30.000 | 30.000 |
| 5. | IC 7805 | 1 | 3.000 | 3.000 |
| 6. | Kristal 12MHz | 1 | 3.000 | 3.000 |
| 7. | Kapasitor Elco 1000 µF | 2 | 2.000 | 4.000 |
| 8. | Kapasitor Elco 100 µF | 2 | 2.000 | 4.000 |
| 9. | LED | 1 | 500 | 500 |
| 10. | LCD 2x16 | 1 | 50.000 | 50.000 |
| 11. | Transistor BC547 | 1 | 10.000 | 10.000 |
| 12. | Kapasitor Keramik 33 pF | 2 | 500 | 1.000 |
| 13. | Push Button | 1 | 2.000 | 2.000 |
| 14. | Dioda | 5 | 3.000 | 15.000 |
| 15. | Resistor 10 KΩ | 1 | 500 | 500 |
| 16. | Resistor 1 KΩ | 1 | 500 | 500 |
| 17. | Resistor Variabel 10k (Trimpot) | 1 | 2000 | 2000 |
| 18. | Resistor 330 Ω | 1 | 500 | 500 |
| 19. | Socket Konektor | 1 | 5.000 | 5.000 |
| 20. | Kabel Pelangi | 1 | 7.500 | 7.500 |
| 21. | Kabel Power | 1 | 5.000 | 5.000 |
| 22. | PCB | 1 | 10.000 | 10.000 |
| 23. | Fericlorit (FeCl3) | 1 | 5.000 | 5.000 |
| 24. | Speser (baut) | 4 | 1.000 | 4.000 |
| 25. | Tempat Makan | 1 | 25.000 | 25.000 |
| 26. | Baskom Kotak | 1 | 30.000 | 30.000 |
| 27. | Pompa air aquarium | 1 | 97.500 | 97.500 |
| | | | Total | 475.000 |

Lampiran F1

